

Centrifuge: Evaluating full-system HLS-generated heterogeneous-accelerator SoCs using FPGA-Acceleration

Qijing Jenny Huang, Christopher Yarp, Sagar Karandikar, Nathan Pemberton, Benjamin Brock, Liang Ma, Guohao Dai, Robert Quitt, Krste Asanović, John Wawrzynek
jennyhuang@nvidia.com



Motivation

- What is a good methodology for designing SoCs with many accelerators?


High end-to-end performance

Low NRE costs

Short time-to-market



Accelerator Design Flow

- 1. Workload Characterization
- 2. Accelerator Modeling
 - o Analytical
 - o Transaction-based
- 3. RTL Development
- 4. Emulation and Verification
- 5. Chip Tapeout
- 6. Software Development



Background

Projects incorporating AI or RISC-V
processors in design in 2020



* Figure From Wilson Research Group

 FireSim

 RISC-V®


 VIVADO[®]
HLx Editions

Centrifuge Design Flow

Centrifuge is a unified accelerator design flow that generates the interfaces and design automation scripts that leverages existing tools:

- Injects:
 - High-level Algorithmic Description in C/C++
 - Accelerator Configuration
- Produces:
 - Full Functional Accelerator SoC
 - Corresponding Software Stack
 - Tooling Scripts

Centrifuge Tool Flow





Step 1: Hotspot Detection on FireSim

Inputs

Input Programs

- func1
- func2
- func3
- ...



Profiled Programs

func1	(90 %)
func2	(8 %)
func3	(1 %)
...	

Step 2: SoC Generation with HLS

User Defines

HLS C Func Pragma

```
void func1 (){  
    for(i=0;i<n;i++)  
        #pragma pipeline II=N  
        for(j=0;j<m;j++)  
            #pragma unroll M }
```

SoC Definition

```
"RoCC": {  
    "custom0": {  
        "pgm": "pgm0",  
        "func": "func1"},  
    "TLL2": [  
        {"pgm": "vadd_tl",  
         "func": "vadd",  
         "addr": "0x20000"},  
        {"pgm": "aes_tl",  
         "func": "encrypt",  
         "addr": "0x30000"},  
    ]}
```

Auto-generated


HW Interface

- 1.RoCC
- 2.TileLink
- 3.Network-Attached




VIVADO[®]
HLx Editions

Generated RTL







Step 3: SW Primitives Generation



Step 4: End-to-end Evaluation


Generated



10

Repeat from Step 1

Centrifuge Design Flow



Generated RISC-V
Accelerator SoC

Centrifuge offers the user:

1. Full-system evaluation
2. Fast development and verification cycle for both HW/SW
3. Large design space
 - a. Hardware Integration
 - b. Architectural Design Variation
 - c. Software Integration

In Summary

- We present a methodology and flow, *Centrifuge*, that can rapidly generate and evaluate heterogeneous SoCs by combining an HLS toolchain with the open-source FireSim FPGA-accelerated simulation platform

Thanks!

Access to code:

<https://github.com/hqjenny/centrifuge>

Email: jennyhuang@nvidia.com