FireSim

An Open-Source Platform for Scalable FPGA-Accelerated Hardware Simulation in the Cloud

https://fires.im

Speaker: Sagar Karandikar





The architect/chip-developer's design flow

- 1. High-level Simulation
- 2. Write RTL + Software, plug into your favorite ecosystem (e.g. Chipyard)
- 3. Co-design in software RTL sim (e.g. Verilator, VCS, etc.)
 - Run microbenchmarks
- 4. Co-design in FPGA-accelerated simulation
 - Boot an OS and run the complete software stack, obtain realistic performance measurements
- 5. Tapeout \rightarrow Chip
 - Boot OS and run applications, but no more opportunity for co-design



The architect/chip-developer's design flow

- 1. High-level Simulation
- 2. Write RTL + Software, plug into your favorite ecosystem (e.g. Chipyard)
- 3. Co-design in software RTL sim (e.g. Verilator, VCS, etc.)
 - Run microbenchmarks
- 4. Co-design in FPGA-accelerated simulation
 - Boot an OS and run the complete software stack, obtain realistic performance measurements
- ftware stack, rements

- 5. Tapeout \rightarrow Chip
 - Boot OS and run applications, but no more opportunity for co-design



What about FPGA prototyping?

Taped-out SoC



FPGA Prototype of SoC



SoC sees 100 cycle DRAM latency

SoC sees 10 cycle DRAM latency





The Difficulty with FPGA Prototypes

- Every FPGA clock executes one cycle of the simulated machine
- Exposes latencies of FPGA resources to the simulated world.
- Three problems:
- 1) FPGA resources may not be an accurate model (ex. previous slide)
- 2) Simulations are non-deterministic
- 3) Different host FPGAs produce different simulation results

Want HW simulators that:

- Are as fast as silicon
- Are as detailed as silicon
- Have all the benefits of SW-based simulators
- Are low-cost

Our Thesis:

FPGAs are the only viable basis technology
 Build FPGA-accelerated simulators with
 SW-like flexibility using an open-source tool



How? Useful Trends Throughout the Stack





FireSim at 35,000 feet

- Open-source, fast, automatic, deterministic FPGA-accelerated hardware simulation for pre-silicon verification and performance validation
- Ingests:
 - Your RTL design (FIRRTL, either via Chisel or Verilog via Yosys*)
 - HW and/or SW IO models (e.g. UART, Ethernet, DRAM, etc.)
 - Workload descriptions
- Produces:
 - Fast, cycle-exact simulation of your design + models around it
 - Automatically deployed to cloud FPGAs (AWS EC2 F1)



Three Distinguishing Features of FireSim

- 1) Not FPGA prototypes, rather FPGA-accelerated simulators
 - Automatic transformation of designs into FPGA-accelerated simulators
 - Enables new debugging, resource optimization, and profiling capabilities
- 2) Uses cloud FPGAs
 - Inexpensive, elastic supply of large FPGAs
 - Easy to collaborate with other researchers
 - Heavy automation to hide FPGA complexity
- 3) Open-source (<u>https://fires.im</u>)



Separating Target and Host



Closed simulation world.



Separating Target and Host

Target: the machine under simulation



Closed simulation world.

Host: the machine executing (*hosting*) the simulation





FireSim Generates FPGA-Hosted Simulators



Host Decoupling in FireSim: Transforming the Target

1) Convert RTL into a latency-insensitive [1] model using FIRRTL transform



2) Generate FPGA-hosted model for DRAM [2] (think DRAMSim on an FPGA)

3) Generate queues (token channels) to connect the target models

Berkeley Architecture Research

[1] Theory of Latency Insensitive Design, Carloni et al, also see: RAMP [2] FASED: FPGA-accelerated Simulation and Evaluation of DRAM, Biancolin et al



Host Decoupling in FireSim: Mapping to the FPGA



SoC sees realistic DRAM latency





Benefits of Host Decoupling on FPGAs

Simulations:

- Execute deterministically
- Produce identical results on different hosts (FPGAs & CPUs)

This enables support for:

- 1. SW co-simulation (e.g. block device, network models)
- 2. Simulating large targets over distributed hosts (ISCA '18, Top Picks '18)
- 3. Non-invasive debugging and instrumentation (FPL '18, ASPLOS '20)
- 4. Multi-cycle resource optimizations (ICCAD '19)



What Can You Do With FireSim?





Example use cases: Evaluating SoC Designs

- Performance Measurement
 - Run SPECint 2017 with reference inputs on Rocket Chip in parallel on ~10 FPGAs within a day (e.g., in D. Biancolin, et. al., FASED, FPGA '19)
- Rapid Full-System Design Space Exploration
 - Data-parallel accelerators (Hwacha) and multi-core processors
 - Complex software stacks (Linux, OpenMP, GraphMat, Caffe)





Example use cases: Evaluating SoC Designs

- Security:
 - BOOM Spectre replication
 - A. Gonzalez, et. al., *Replicating and Mitigating Spectre Attacks on an Open Source RISC-V Microarchitecture,* CARRV '19
 - Keystone Enclave performance evaluation
 - D. Lee, et. al., Keystone, EuroSys '20
- Accelerator evaluation
 - Chisel-based accelerators:
 - ML (H. Genc, et. al., Gemmini, DAC 2021)
 - Garbage collection (M. Maas, et. al., A Hardware Accelerator for Tracing Garbage Collection, ISCA '18)
 - NVDLA (F. Farshchi, et. al. Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim. EMC2 '19)
 - HLS-based rapid prototyping (Q. Huang, et. al., *Centrifuge*, ICCAD '19)
- Scale-out accelerators
 - nanoPU NIC-CPU co-design (S. Ibanez, et. al., nanoPU, OSDI '21)
 - Protobuf Accelerator (S. Karandikar, et. al., A Hardware Accelerator for Protocol Buffers, MICRO '21. MICRO-54 Distinguished Artifact Winner.)



IC + Memory Mod

Berkeley Architecture Research



- Debugging a Chisel design at FPGAspeeds
 - e.g. FireSim Debugging Docs
 - e.g. Fixing BOOM Bugs (D. Kim, et. al., DESSERT, FPL '18)
- Profiling a custom RISC-V SoC at FPGA-speeds
 - e.g. HW/SW Co-design of a networked RISC-V system (S. Karandikar, et. al., *FirePerf*, ASPLOS 2020)



FirePert



How-to-build a *datacenter-scale* FireSim simulation

[1] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." ISCA 2018
 [2] S. Karandikar et. al., "FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public Cloud." IEEE Micro Top Picks 2018



The new datacenter hardware environment





Why *Fire*Sim?





FireBox: A Hardware Building Block for the 2020 WSC



Krste Asanović & David Patterson aspire.eecs.berkeley.edu

> FAST, Santa Clara February 19, 2014





6

Mapping a datacenter simulation

- DC simulation requires:
 - Model hardware at scale, cycle-accurately
 - Run real software
- RTL and abstract SW model co-simulation
- Server Simulations
 - Good fit for the FPGA
 - We have tapeout-proven RTL: FAME-1 transform w/Golden-Gate
- Network simulation
 - Little parallelism in switch models (e.g. a thread per port)
 - Need to coordinate all the distributed server simulations
 - So use CPUs + host network



Step 1: Server SoC in RTL



Step 1: Server SoC in RTL



Step 2: FPGA Simulation of one server blade



Modeled System

- 4x RISC-V Rocket Cores @ 3.2 GHz
- 16K I/D L1\$
- 256K Shared L2\$
- 200 Gb/s Eth. NIC
- 16 GB DDR3
- Resource Util.
- < ¼ of an FPGA
- ¼ Mem Chans
- Sim Rate
- ~150 MHz
- ~40 MHz (netw)

Step 2: FPGA Simulation of one server blade



Modeled System

- 4x RISC-V Rocket Cores @ 3.2 GHz
- 16K I/D L1\$
- 256K Shared L2\$
- 200 Gb/s Eth. NIC
- 16 GB DDR3
- Resource Util.
- < ¼ of an FPGA
- ¼ Mem Chans

Sim Rate

- ~150 MHz
- ~40 MHz (netw)

Step 3: FPGA Simulation of 4 server blades

Cost: \$0.49 per hour (spot)

\$1.65 per hour (on-demand)



Modeled System - 4 Server Blades - 16 Cores - 64 GB DDR3 Resource Util. - < 1 FPGA - 4/4 Mem Chans Sim Rate -~14.3 MHz (netw)

Step 3: FPGA Simulation of 4 server blades

FPGA 4 Sims)



Step 4: Simulating a 32 node rack



Modeled System - 32 Server Blades - 128 Cores - 512 GB DDR3 - 32 Port ToR Switch - 200 Gb/s, 2us links Resource Util. -8 FPGAs =

- 1x f1.16xlarge

Sim Rate

- ~10.7 MHz (netw)

Step 4: Simulating a 32 node rack



Modeled System - 32 Server Blades - 128 Cores - 512 GB DDR3 - 32 Port ToR Switch - 200 Gb/s, 2us links Resource Util. -8 FPGAs =

- 1x f1.16xlarge

Sim Rate

- ~10.7 MHz (netw)

Step 4: Simulating a 32 node rack



Modeled System - 32 Server Blades - 128 Cores - 512 GB DDR3 - 32 Port ToR Switch - 200 Gb/s, 2us links Resource Util. -8 FPGAs = - 1x f1.16xlarge Sim Rate -~10.7 MHz (netw)

Step 5: Simulating a 256 node "aggregation pod"



Step 5: Simulating a 256 node "aggregation pod"



Step 6: Simulating a 1024 node datacenter



- ~6.6 MHz (netw)

Step 6: Simulating a 1024 node datacenter



Join the FireSim Community!: Open-source users and industrial users

- More than 100 mailing list members and 300 unique cloners per-week
- Projects with public FireSim support
 - Chipyard
 - Rocket Chip
 - BOOM
 - Hwacha Vector Accelerator
 - Keystone Secure Enclave
 - Gemmini
 - NVIDIA Deep Learning Accelerator (NVDLA)
 - Blog post: <u>https://devblogs.nvidia.com/nvdla/</u>
 - BOOM Spectre replication/mitigation
 - Protobuf Accelerator
 - Too many to list here!

- Companies publicly announced using FireSim
 - Esperanto Maxion ET
 - Intensivate IntenCore
 - SiFive validation paper @ VLSI'20



Esperanto announcement at RISC-V Summit 2018



Join the FireSim Community!: Academic Users and Awards

6

- ISCA '18: Maas et. al. HW-GC Accelerator (Berkeley)
- MICRO '18: Zhang et. al. "Composable Building Blocks to Open up Processor Design" (MIT)
- RTAS '20: Farshchi et. al. BRU (Kansas)
- EuroSys '20: Lee et. al. Keystone (Berkeley)
- OSDI '21: Ibanez et. al. nanoPU (Stanford)
- Too many to list here: see FireSim website for more!
 - (We lost track in early 2020: updated list coming soon)

- Awards: FireSim ISCA '18 paper:
 - IEEE Micro Top Pick
 - CACM Research Highlights Nominee from ISCA '18
- Awards: FireSim users:
 - ISCA '18 Maas et. al.:
 - IEEE Micro Top Pick
 - MICRO '18 Zhang et. al.:
 - IEEE Micro Top Pick
 - MICRO '21 Gottschall et. al.:
 - MICRO-54 Best paper runner-up
 - MICRO '21 Karandikar et. al.:
 - MICRO-54 Distinguished Artifact winner

Join the FireSim Community!: Academic Users and Awards

- ISCA '18: Maas et. al. HW-GC Accelerator
 Awards: FireSim ISCA '18 paper: (Berkeley)
- MICR Buildi Desig
- RTAS
- Euros (Berk
- OSDI

FireSim has been used* in published work from authors at over 20 academic and industrial institutions

*actually used, not only cited

• Too m for more!

IVIICKU ZI Karanulkar et. al.:

MICRO-54 Distinguished Artifact winner

• (We lost track in early 2020: updated list coming soon)

39

from



Join the FireSim Community!: Education and Tutorials

- FireSim now used in various Berkeley architecture-related classes
- Short tutorials at CCC/RISC-V Summit
- Full-day tutorials at MICRO 2019 (in-person, interactive), ISCA 2021, MICRO 2021
- Hopefully, return to in-person, interactive tutorial at ASPLOS 2022



MICRO 2019 Tutorial



Wrapping-up: Productive Open-Source FPGA Simulation

- github.com/firesim/firesim, BSD Licensed
- An "easy" button for fast, FPGA-accelerated fullsystem simulation
 - Plug in your own RTL designs, your own HW/SW models
 - One-click: Parallel FPGA builds, Simulation run/result collection, building target software
 - Scales to a variety of use cases:
 - Networked (performance depends on scale)
 - Non-networked (150+ MHz), limited by your budget
- firesim command line program
 - Like docker or vagrant, but for FPGA sims
 - User doesn't need to care about distributed magic happening behind the scenes







Wrapping-up: Productive Open-Source FPGA Simulation

- Scripts can call firesim to fully automate distributed FPGA sim
 - **Reproducibility**: included scripts to reproduce ISCA 2018 results
 - e.g. scripts to automatically run SPECInt2017 reference inputs in ≈1 day
 - Many others
- 130+ pages of documentation: <u>https://docs.fires.im</u>
- AWS provides grants for researchers: <u>https://aws.amazon.com/grants/</u>

\$ cd fsim/deploy/workloads \$./run-all.sh



FireSim

Questions?



Learn More:

Web: https://fires.im

Docs: <u>https://docs.fires.im</u>

GitHub: <u>https://github.com/firesim/firesim</u>

Mailing List: https://groups.google.com/forum/#!forum/firesim

@firesimproject

Email: sagark@eecs.berkeley.edu

The information, data, or work presented herein was funded in part by the Advanced Research Projects Agency-Energy (ARPA-E), U.S. Department of Energy, under Award Number DE-AR0000849, and by DARPA, Award Number HR0011-12-2-0016. Research was also partially funded by ADEPT Lab industrial sponsors and affiliates Intel, Apple, Futurewei, Google, and Seagate, and RISE Lab sponsor Amazon Web Services. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.