User Tools

Site Tools


misc:acronyms

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision
Previous revision
misc:acronyms [2017/11/15 15:59]
kilov
misc:acronyms [2019/01/11 11:11] (current)
edwardw
Line 3: Line 3:
 =====ADEPT Terms===== =====ADEPT Terms=====
  
-  * **ADEPT**:  Agile hardware Design +  * **ADEPT**:  **A**gile **D**esign of **E**fficient **P**rocessing **T**echnologies 
-  * **Chisel**: Constructing Hardware in a Scala Embedded Language, a generator approach to circuit design. +  * **BAG**: **B**erkeley **A**nalog **G**eneratorA Chisel like technology for generating analog circuits. 
-  * **Generator**: A program that generates hardware descriptions +  * **BOOM**: **B**erkeley **O**ut-of-**O**rder **M**achine 
-  * **Differentiable Halide**: +  * **BROOM**: **B**erkeley **R**esilient **O**ut-of-**O**rder **M**achine
-  * **Hwacha**: +
-  * **FireSim**: Firebox Simulator +
-  * **Firebox**: Novel Computer Architecture for Datacenters+
   * **Chisel Range-analysis**: Instead of declaring a width for a wire instead specify minimum and maximum values.   * **Chisel Range-analysis**: Instead of declaring a width for a wire instead specify minimum and maximum values.
-  * **Hammer**: +  * **Chisel**: **C**onstructing **H**ardware **i**n a **S**cala **E**mbedded **L**anguage, a generator approach to circuit design. 
-  * **FCL**: Firrtl Command Loop, a scripting language for firrtl transforms, derived from the Scala REPL (read-eval-print-loop) +  * **Concolic**: A form of testing that combines the use of **Conc**rete and Symb**olic** values 
-  * **F1**+  * **Differentiable Halide**: 
-  * **BOOM**: Berkeley Out-of-Order Machine +  * **Diplomacy**: Parameter-negotiation library found in rocket-chip 
-  * **BROOM**: Berkeley Resilient Out-of-Order Machine +  * **DSSoC**: **D**omain-**s**pecific **S**ystem **o**n **C**hip
-  * **Concolic**: A form of testing that combines the use of *Conc*rete and Symb*olic* values +
-  * **VERGE**: +
-  * **DSSoC**: +
-  * **BAG**: Berkeley Analog Generator: A Chisel like technology for generating analog circuits. +
-  * **Diplomacy**+
-  * **Rocket-Chip**+
-  * **HLS**:+
   * **EAGLE**:   * **EAGLE**:
-  * **FIRRTL**:  +  * **F1**: AWS Instance Type with an attached FPGA 
-  * **LAMP**: Linux-Apache-MySQL-PHP a software stack that is you need for a complete website. The pieces are now quite fungible.+  * **FCL**: **F**irrtl **C**ommand **L**anguage, a scripting language for firrtl transforms, derived from the Scala REPL (read-eval-print-loop) 
 +  * **Firebox**: Novel Computer Architecture for Datacenters 
 +  * **FireSim**: **Fire**box **Sim**ulator 
 +  * **FIRRTL**: **F**lexible **I**ntermediate **R**epresentation for **RTL** 
 +  * **Generator**: A program that generates hardware descriptions 
 +  * **Hammer**: Physical design generator. 
 +  * **HCL**: **H**ardware **C**onstruction **L**anguage. Generate hardware using better parameterizable hardware abstractions 
 +  * **HLS**: **H**igh **L**evel **S**ynthesis, attempts to create hardware from analysis of an generic algorithmic description. In contrast to **HCL** 
 +  * **Hwacha**: Generator for RISC-V vector architecture 
 +  * **LAMP**: **L**inux-**A**pache-**M**ySQL-**P**HP a software stack that is you need for a complete website. The pieces are now quite fungible. 
 +  * **Rocket-Chip**: Generator for RISC-V scalar architecture
   * **Shenzhen**:   * **Shenzhen**:
 +  * **VERGE**:
 +
  
 =====General Terms===== =====General Terms=====
Line 126: Line 128:
   * **WT**:    Write-Through cache   * **WT**:    Write-Through cache
   * **XDR**:   RAMBUS eXtreme Data Rate DRAM   * **XDR**:   RAMBUS eXtreme Data Rate DRAM
- 
misc/acronyms.1510790367.txt.gz · Last modified: 2017/11/15 15:59 by kilov